A Reconfigurable Multiprocessor Architecture and its Arithmetic Performance

Kenneth B. Winiecki, Jr.

Department of Electrical and Computer Engineering
Clemson University

July 22, 1994

Clemson University Kenneth B. Winiecki, Jr. July 22, 1994

A Reconfigurable Multiprocessor Architecture...

Page 2

Overview

- 1. Background Information
- 2. Prior Development
- 3. Processing Element Architecture
- 4. Arithmetic Performance
- 5. Conclusion

Clemson University Kenneth B. Winiecki, Jr. July 22, 1994

Parallelism

- •Form
 - -multicomputing
 - -pipelining
 - -multiprocessing $\sqrt{}$
- •Function
 - -SISD
 - -MISD
 - -SIMD
 - -MSIMD √
 - -MIMD

Clemson University Kenneth B. Winiecki, Jr.

July 22, 1994

Page 4

A Reconfigurable Multiprocessor Architecture...

Reconfigurability

1

The ability to vary the number of processors applied to an operation.

Example:

PEs Ops		PEs / Op	Virt-PEs	Cyc / Op	Tot Cyc		
4000 4000	2000 2000	1 2	4000 2000	300 200	300 200 √		
4000 4000	3000 3000	1 2	4000 2000	300 200	300 √ 400		

Enables performance increase through tradeoff between time per operation and number of simultaneous operations.

Reconfigurability

- •Form
 - hardware
 - software √
- •Function
 - precision
 - method $\sqrt{}$

Clemson University

Kenneth B. Winiecki, Jr.

July 22, 1994

July 22, 1994

Page 6

 $A\ Reconfigurable\ Multiprocessor\ Architecture...$

Progenitor

2

- •DAP, MPP, CM-1
- •Process Large Arrays of Homogeneous Data
- •Massively Parallel SIMD
- •Precision Reconfigurable
- •Rectangular Mesh Interconnection

Developments

- A Bit-Serial SIMD Processing Element (Ligon)
 - improve CM-1
 - 3 clock cycles

 1 clock cycle
 - memory-to-memory ⇒ register-to-register
 - → added parallel memory-register transfer
- •SIMD Architectures Should Support Floating-Point
- •An Empirical Evaluation of Architectural Reconfigurability (Ligon)

Clemson University

Kenneth B. Winiecki, Jr.

July 22, 1994

A Reconfigurable Multiprocessor Architecture...

Page 8

2

SIMD Evolution Alternative

- •Use Word-Wide PEs
- •Design New PE from previous 1-Bit PE
- •Use Carry-Lookahead Logic and Variable-Shift Registers
- •Support Method Reconfigurability
- •Use the MSIMD Paradigm

Tasks

Objective: Evaluate These Architectural Characteristics


- Design and Model PE behavior in Verilog HDL
- Design and Model Configurations for Arithmetic in Verilog HDL
 - integer and floating-point operations
 - various numbers of PEs
 - various data word widths
- Analyze Results

Clemson University Kenneth B. Winiecki, Jr. July 22, 1994

A Reconfigurable Multiprocessor Architecture...

Page 10

2 System Architecture




Global Data Routing System (not shown) with connections to each PE

 $A\ Reconfigurable\ Multiprocessor\ Architecture...$ Page 11 2 **Alternate System Architecture** Global Data Routing System (not shown) looks exactly like MCU

July 22, 1994 Kenneth B. Winiecki, Jr. Clemson University

A Reconfigurable Multiprocessor Architecture...

Page 12



Boolean Logic Units

- •Boolean Logic Units are banks of W 1-of-8 multiplexers
- •Inputs are 8-bit coded operators from microinstruction
- •Controls are W-bit operands
 - IN1
 - IN2
 - selectable source register

Clemson University

Kenneth B. Winiecki, Jr.

July 22, 1994

A Reconfigurable Multiprocessor Architecture...

Page 14

3

BLU Example

Bit Number	IN1 Bit	IN2 Bit	Source Bit	Function: IN2	Function: IN1 ^ SRC
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	1	0
3	0	1	1	1	1
4	1	0	0	0	1
5	1	0	1	0	0
6	1	1	0	1	1
7	1	1	1	1	0
				Selectable Destination Operator	OUT Destination Operator

Verilog-XL Behavioral HDL

- structured procedures for sequential or concurrent execution
- explicit control of the time of procedure activation specified by both delay expressions and by value changes called event expressions
- explicitly named events to trigger the enabling and disabling of actions in other procedures
- procedural constructs for conditional, if-else, case, and looping operations
- procedures called tasks that can have parameters and non-zero time duration
- procedures called functions that allow the definition of new operators
- arithmetic, logical, bit-wise, and reduction operators for expressions

Clemson University

Kenneth B. Winiecki, Jr.

July 22, 1994


A Reconfigurable Multiprocessor Architecture...

Page 16


4

Speedup


- •Arithmetic operations are fixed-size problems
- •Absolute Speedup: $S[P] = T[1] \div T[P]$
- •Relative Speedup: $S'[P] = S[P] \div P$



Clemson University Kenneth B. Winiecki, Jr. July 22, 1994



Floating-Point Format



•IEEE Standard

- mantissa sign bit
- $-2^{n-1}-1$ biased 2s-complement signed exponent
- normalized mantissa magnitude fraction

Deviations

- no additional bits
- no extended formats
- no NaN, ∞, denormalized values, negative zero
- truncation is only rounding method used

Clemson University

Kenneth B. Winiecki, Jr.

July 22, 1994


A Reconfigurable Multiprocessor Architecture...

Page 20

4

Floating-Point Addition/Subtraction

		Alignment Loop Cycles—Iterations		Normalization Loop Cycles—Iterations			Total Cycles
32	1	4	24	3	25	33	204
64	1	4	53	3	54	33	407



July 22, 1994 Kenneth B. Winiecki, Jr. Clemson University

A Reconfigurable Multiprocessor Architecture...

Page 22

5

Conclusion

- •Designed and Modeled PE and Arithmetic Configurations
- •Showed No Problems Performing Arithmetic with This PE
- •Showed Reconfigurability Does Facilitate Parallelization and Speedup for Many Operations
- •Indicated that MSIMD Has Potential to Yield a High Performance Machine

Future Directions

- Experiments should be repeated without the carry/logic exclusion rule
- Floating-point division should be investigated
- Floating-point addition should be completed
- More research on integer division may be beneficial
- Other operations should be investigated (logarithms, etc.)
- Experimenting with configurations for original MSIMD architecture may be beneficial
- Microcontroller and microinstruction memory should be merged PE model
- An addressing mode other than direct should be added to the PE model
- Next significant step is to move from behavioral models to structural models and simulate a whole system

Clemson University Kenneth B. Winiecki, Jr. July 22, 1994